ic验证工程师30k-60k·13薪

上海经验不限本科及以上IC验证工程师
岗位所属职位类型
全职

  • 人工智能服务
  • C语言
NVIDIA(英伟达)
分享到微信
微信扫一扫,用小程序打开分享
职位诱惑:

外企福利大礼包

职位描述:

【Related positions:GPU SOC Design Engineer/ASIC Design Engineer/IP Design Engineer/SOC Methodology Engineer/Senior ASIC Infrastructure Engineer
Level:Junior-Mid-Senior】

The NVIDIA GPU clocks group is looking for an excellent Senior ASIC Design Engineer to join the team. The Team is responsible for crafting all aspects of GPU clocking. We collaborate with the frontend design team to understand the clocking requirements for the chip, and work with backend teams to understand the physical restrictions. The GPU clocks group architects, designs and validates the clocks RTL. The complexity of clocks RTL has increased many fold to support our features that power our product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence.
What you’ll be doing:
• As a Clocks team member, you will collaborate with other architects, ASIC designers and verification engineers to design high frequency and low power clocks.
• You should be able to engage with multiple teams and design the GPU clocks to satisfy all the architectural constraints.
• You will need to run and enhance some in-house flow to guarantee the good quality of clocks RTL and netlist, drive the issues to close.
• Together with other team members, we deliver clock information to SOC verification team, timing and DFT teams. You will use Perl/Python to improve the productivity of the above teams.
• Collaborate with software and silicon solution team to debug GPU clock silicon bugs in our new products.

What we need to see:
• BS or (MS preferred) in EE or equivalent experience.
• Your ability to thrive in a dynamically changing environment.
• Validated experience in RTL design (Verilog), verification and logic synthesis.
• Your strong coding skills in Perl or Python or other industry-standard scripting languages.
• Deep understanding of sub-micron silicon issues like noise, cross-talk, and OCV effects is a plus.
• Good understanding of backend flows and requirements is a plus.
• DFT knowledge is a plus.
• Experience in implementing on-chip clocking networks is desirable.
Ways to stand out from the crowd:
• Excellent analytical and problem-solving skills.
• Fluent English (both written and spoken) and excellent communication skills.
• Good team work spirit, easy to cooperate with team members.

附加信息:

  • 工作时间:周末双休
  • 上下班时间:09:00-18:00

工作地址

职位发布者:

拉勾安全提示
· 求职中如遇招聘方扣押证件、要求提供担保或收取财物、强迫入股或集资、收取不正当利益或其他违法情形,请立即举报
· 如遇岗位要求海外工作,请提高警惕,谨防诈骗
面试评价
【查看更多评价】
该职位尚未收到面试评价
英伟达半导体科技(上海)有限公司

NVIDIA(英伟达)

相似职位